

# HU1145

## 1A, High Efficiency LDS Module

### FEATURES:

- High Density Integration Module
- 1A Output Current
- 93% Peak Efficiency at 3.3VIN
- Input Voltage Range from 2.7V to 5.5V
- Adjusted Output Voltage
- Enable Function
- Automatic Power Saving/PWM Mode
- Protections (UVLO, OCP: Non-latching)
- Internal Soft Start
- Compact Size: 2.9mm\*2.3mm\*1.0mm
- Pb-free for RoHS compliant
- MSL 2, 260C Reflow

### APPLICATIONS:

- Single Li-Ion Battery-Powered Equipment
- LDOs Replacement
- Cell Phones / PDAs / Palmtops

### GENERAL DESCRIPTION:

The LDS module is non-isolated dc-dc converter that can deliver up to 1A of output current. The PWM switching regulator, high frequency power inductor, input/output bulk capacitors are integrated in one hybrid package.

The module has automatic operation with PWM mode and power saving mode according to loading. Other features include remote enable function, internal soft-start, non-latching over current protection, short circuit protection and input under voltage locked-out capability.

The low profile and compact size package (2.9mm x 2.3mm x 1.0mm) is suitable for automated assembly by standard surface mount equipment. The module is Pb-free and RoHS compliance.

### TYPICAL APPLICATION CIRCUIT & PACKAGE:




FIG.1 TYPICAL APPLICATION CIRCUIT




FIG.2 HIGH DENSITY LOW PROFILE  
LDS MODULE

TABLE 1. OUTPUT VOLTAGE SETTING

Vout	1.0V	1.2V	1.5V	1.8V	2.5V	3.3V
RFB_top(Ω)	100k					
RFB_bot(Ω)	150k	100k	66.5k	50k	31.6k	22.1k



# HU1145

## 1A, High Efficiency LDS Module

### ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures not covered by warranty.

Parameter	Description	Min.	Typ.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND	Note 1	-	-	+6.0	V
VOUT to GND	Note 1	-	-	+6.0	V
EN to GND	Note 1	-	-	VIN+0.6	V
Tc	Case Temperature of Inductor	-	-	+110	°C
Tj	Junction Temperature	-40	-	+150	°C
Tstg	Storage Temperature	-40	-	+125	°C
ESD Rating	Human Body Model (HBM)	-	-	2k	V
	Machine Model (MM)	-	-	200	V
	Charge Device Model (CDM)	-	-	1k	V
■ Recommendation Operating Ratings					
VIN	Input Supply Voltage	+2.7	-	+5.5	V
VOUT	Output Voltage	+0.8	-	+4.0	V
Ta	Ambient Temperature	-40	-	+85	°C
■ Thermal Information					
Rth(jchoke-a)	Thermal resistance from junction to ambient. (Note 2)	-	70	-	°C/W

#### NOTES:

- Parameters guaranteed and tested by power IC vendor.
- Rth(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 2 layers, 1oz. The test condition is complied with JEDEC EIJ/JESD 51 Standards.

# HU1145

## 1A, High Efficiency LDS Module

### ELECTRICAL SPECIFICATIONS: (Cont.)

Conditions:  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{in} = 12\text{V}$ ,  $V_{out} = 3.3\text{V}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>■ Input Characteristics</b>						
$I_{Q(IN)}$	Input supply bias current	$V_{in} = 12\text{V}$ , $I_{out} = 0\text{A}$ $EN = VIN$ $V_{out} = 3.3\text{V}$	-	0.25	-	mA
$I_{S(IN)}$	Input supply current	$V_{in} = 12\text{V}$ , $EN = VIN$	-	-	-	-
		$I_{out} = 1\text{mA}$ $V_{out} = 3.3\text{V}$	-	0.6	-	mA
		$I_{out} = 100\text{mA}$ $V_{out} = 3.3\text{V}$	-	33	-	mA
		$I_{out} = 1000\text{mA}$ $V_{out} = 3.3\text{V}$	-	320	-	mA
<b>■ Output Characteristics</b>						
$I_{OUT(DC)}$	Output continuous current range	$V_{in} = 12\text{V}$ , $V_{out} = 3.3\text{V}$	0	-	1000	mA
$V_{O(SET)}$	Output voltage set point	With 0.5% tolerance for external resistor used to set output voltage	-3.0		+3.0	% $V_{O(SET)}$
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line regulation accuracy	$V_{in} = 5\text{V}$ to $12\text{V}$ $V_{out} = 3.3\text{V}$ , $I_{out} = 0\text{A}$ $V_{out} = 3.3\text{V}$ , $I_{out} = 1000\text{mA}$	-	0.1	0.2	% $V_{O(SET)}$
$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$	Load regulation accuracy	$I_{out} = 0\text{A}$ to $1000\text{mA}$ $V_{in} = 12\text{V}$ , $V_{out} = 3.3\text{V}$	-	0.5	1.0	% $V_{O(SET)}$
$V_{OUT(AC)}$	Output ripple voltage	$V_{in} = 12\text{V}$ , $V_{out} = 3.3\text{V}$ $EN = VIN$	-		-	-
		$I_{out} = 1\text{mA}$		14		mVp-p
		$I_{out} = 1000\text{mA}$		8		mVp-p

# HU1145

## 1A, High Efficiency LDS Module

### ELECTRICAL SPECIFICATIONS: (Cont.)


Conditions:  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{in} = 3.3\text{V}$ ,  $V_{out} = 1.8\text{V}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>■ Control Characteristics</b>						
$V_{REF}$	Reference voltage	Note 1	0.558	0.6	0.612	V
$F_{OSC}$	Oscillator frequency	Note 1, PWM Operation	-	3.0	-	MHz
$V_{EN\_TH}$	Enable rising threshold voltage	Note 1	1.5	-	-	V
	Enable falling threshold voltage	Note 1	-	-	0.4	V
<b>■ Fault Protection</b>						
$V_{UVLO\_TH}$	Input under voltage lockout threshold	Falling, Note 1	-	2.5	-	V
$T_{OTP}$	Over temp protection	Note 1	-	160	-	$^\circ\text{C}$
$I_{LIMIT\_TH}$	Current limit threshold	Peak value of inductor current, Note 1	1.3	-	-	A

# HU1145

## 1A, High Efficiency LDS Module

### PIN CONFIGURATION:



TOP VIEW

### PIN DESCRIPTION:


Symbol	Pin No.	Description
EN	1	On/Off control pin for module. EN = LOW, the module is off. EN = HIGH, the module is on. Do not float.
GND	2, 4	Power ground pin for signal, input, and output return path. This pin needs to connect one or more ground plane directly.
VIN	3	Power input pin. It needs to connect input rail.
FB	5	Feedback input. Connect to output through a voltage dividing resistors for adjusting output voltage. Place those resistors as closely as possible to this pin.
VOUT	6	Power output pin. Connect to output for the load.

# HU1145

## 1A, High Efficiency LDS Module

### TYPICAL PERFORMANCE CHARACTERISTICS: (1.0VOUT)

Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 2 layers.  
 The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.  
 The following figures are the typical characteristic curves at 1.0Vout.



# HU1145

## 1A, High Efficiency LDS Module

### TYPICAL PERFORMANCE CHARACTERISTICS: (1.2VOUT)

Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 2 layers.  
 The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.  
 The following figures are the typical characteristic curves at 1.2Vout.




FIG.9 EFFICIENCY V.S. LOAD CURRENT




FIG.10 DE-RATING CURVE AT 3.3VIN




FIG.11 OUTPUT RIPPLE  
(3.3VIN, IOU=5mA)




FIG.12 OUTPUT RIPPLE  
(3.3VIN, IOU=1000mA)




FIG.13 TRANSIENT RESPONSE  
(3.3VIN, 0% to 50% LOAD STEP)





FIG.14 TURN-ON  
(3.3VIN, IOU=1000mA)

# HU1145

## 1A, High Efficiency LDS Module

### TYPICAL PERFORMANCE CHARACTERISTICS: (1.5VOUT)

Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mmx30mmx1.6mm, 2 layers.  
 The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.  
 The following figures are the typical characteristic curves at 1.5Vout.






# HU1145

## 1A, High Efficiency LDS Module

### TYPICAL PERFORMANCE CHARACTERISTICS: (1.8VOUT)

Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mmx30mmx1.6mm, 2 layers.  
 The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.  
 The following figures are the typical characteristic curves at 1.8Vout.




# HU1145

## 1A, High Efficiency LDS Module

### TYPICAL PERFORMANCE CHARACTERISTICS: (2.5VOUT)

Conditions:  $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mmx30mmx1.6mm, 2 layers.  
 The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.  
 The following figures are the typical characteristic curves at 2.5Vout.



# HU1145

## 1A, High Efficiency LDS Module

### APPLICATIONS INFORMATION:

#### REFERENCE CIRCUIT FOR GENERAL APPLICATION:

The Figure 33 shows the module application schematics for input voltage +5V or +3.3V and turn on by input voltage directly through enable resistor (REN).




FIG.33 TYPICAL APPLICATION FOR PWM OPERATION

# HU1145

## 1A, High Efficiency LDS Module

### APPLICATIONS INFORMATION: (Cont.)

#### SAFETY CONSIDERATIONS:

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations.

For safety agency approvals, install the converter in compliance with the end-user safety standard.

#### INPUT FILTERING:

The module should be connected to a source supply of low AC impedance and high inductance in which line inductance can affect the module stability. An input capacitor must be placed as near as possible to the input pin of the module so to minimize input ripple voltage and ensure module stability.

#### OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response as the step load changes, an additional capacitor at the output must be connected. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

#### PROGRAMMING OUTPUT VOLTAGE:

The module has an internal  $0.6V \pm 2\%$  reference voltage. The output voltage can be programmed by the dividing resistor (RFB) which connects to both FB pin and GND pin. The output voltage can be calculated by Equation 1, resistor choice may be referred to TABLE 1.

$$V_{OUT} (V) = 0.6 \times \left( 1 + \frac{100k}{R_{FB}} \right) \quad (EQ.1)$$

VOU(V)	RFB(kΩ)
1.0	150(1%)
1.2	100(1%)
1.8	50(1%)
2.5	31.6(1%)
3.3	22.1(1%)

TABLE 1 Resistor values for common output voltages

# HU1145

## 1A, High Efficiency LDS Module

### APPLICATIONS INFORMATION: (Cont.)

#### RECOMMENDATION LAYOUT GUIDE:

In order to achieve stable, low losses, less noise or spike, and good thermal performance some layout considerations are necessary. The recommendation layout is shown as Figure 34.

1. The ground connection between pin 2 and 4 should be a solid ground plane under the module. It can be connected one or more ground plane by using several Vias.
2. Place high frequency ceramic capacitors between pin 3 (VOUT), and pin 2, 4 (GND) for output side, as close to module as possible to minimize high frequency noise.
3. Keep the  $R_{FB\_top}$ ,  $R_{FB\_bot}$ , and CFF connection trace to the module pin 5 (FB) short.
4. Use large copper area for power path (VIN, VOUT, and GND) to minimize the conduction loss and enhance heat transferring. Also, use multiple Vias to connect power planes in different layer.




FIG.34 RECOMMENDATION LAYOUT (TOP LAYER)

# HU1145

## 1A, High Efficiency LDS Module

### APPLICATIONS INFORMATION: (Cont.)

#### Thermal Considerations:

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 30mm×30mm×1.6mm with 2 layers. The case temperature of module sensing point is shown as Figure 35. Then  $R_{th(j_{choke}-a)}$  is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The HU1145 module is designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.




FIG. 35 Case Temperature Sensing Point

# HU1145

## 1A, High Efficiency LDS Module

### REFLOW PARAMETERS:

Lead-free soldering process is a standard of making electronic products. Many solder alloys like Sn/Ag, Sn/Ag/Cu, Sn/Ag/Bi and so on are used extensively to replace traditional Sn/Pb alloy. Here the Sn/Ag/Cu alloy (SAC) are recommended for process. In the SAC alloy series, SAC305 is a very popular solder alloy which contains 3% Ag and 0.5% Cu. It is easy to get it. Figure 36 shows an example of reflow profile diagram. Typically, the profile has three stages. During the initial stage from 70°C to 90°C, the ramp rate of temperature should be not more than 1.5°C/sec. The soak zone then occurs from 100°C to 180°C and should last for 90 to 120 seconds. Finally the temperature rises to 230°C to 245°C and cover 220°C in 30 seconds to melt the solder. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and user could switch to optimize the profile according to various solder type and various manufactures' formula.





FIG.36 Recommendation Reflow Profile

# HU1145

## 1A, High Efficiency LDS Module

### PACKAGE OUTLINE DRAWING:

Unit: mm



DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.80	0.90	1.00
b	0.25	0.35	0.45
D	2.80	2.90	3.00
E	2.20	2.30	2.40
e	0.70	0.75	0.80
L	0.45	0.55	0.65
L1	0.00	0.10	0.20
ZD	0.23	0.38	0.53
ZE	0.25	0.40	0.55





# HU1145

## 1A, High Efficiency LDS Module

### LAND PATTERN REFERENCE:

Unit: mm




RECOMMENDED STENCIL PATTERN  
BASED ON 130um THICKNESS STENCIL

# HU1145


## 1A, High Efficiency LDS Module

### PACKING REFERENCE:

Package In Tape Loading Orientation



Tape Dimension



A0	$2.62 \pm 0.10$	E1	$1.75 \pm 0.10$
B0	$3.22 \pm 0.10$	K0	$1.35 \pm 0.10$
F	$3.50 \pm 0.05$	P0	$4.00 \pm 0.10$
W	$8.0 \pm 0.30$	P1	$2.00 \pm 0.05$
D0	$\varphi 1.5 +0.10/-0.00$	P2	$4.00 \pm 0.10$
D1	$\varphi 1.00 \pm 0.10$	t	$0.25 \pm 0.1$


# HU1145

## 1A, High Efficiency LDS Module

PACKING REFERENCE: (Cont.)

Unit: mm


### Reel Dimension



### Peel Strength of Top Cover Tape

The peel speed shall be about 300mm/min.

The peel force of top cover tape shall between 0.1N to 1.0N



# HU1145

## 1A, High Efficiency LDS Module

### REVERSION HISTORY:

<b>Date</b>	<b>Revision</b>	<b>Changes</b>
2015.01.08	00	Initial released.
2015.03.31	01	Official released.
2015.06.24	02	Add REFLOW PARAMETERS